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I. Introduction
A differential capacitance transducer consisting of tv o capacitors IS nidelj used to detect such plqsical quantities as pressure &ll-erence linear dsplacemerit, acceleration and rotational angle [ 11 In either case, the measurand x can be extracted independent11 of the total capacitance b j the follon mg 0-7803-5276-9/99/$10.00 0 1999 IEEE t81 (593) ratiometric operation:
ca -c, Besides thc linear extraction of a measurand x, the ratiometric operation (3) has another distinct feature ihat capacitance changes due to temperatme which would othenyisc be a major error source are cancelled and have no effect on the accuracy if signal processing is insensitiye to parasitic capacitances Cpa; Cpb, and Cpc, Several methods have so far been ]proposed for the ratiometnc operation. The most conventional method is bascd on detection of currents flowing through C, and C,. The ratioinctric operation is then performed by controlling the amplitude of the excitation such that the total current through CO and C, be constant Ratiometric signal processing based on the A/D conversion or relaxation oscillation is suited for cointegration with micromachined transducers, but is limited to low-speed applications. The current detection method has therefore been used exclusively for hghspeed ratiometric signal processing. The signal processing is easy, but requires a sinusoidal excitation with the large amplitude to obviate the temperature-dependent voltage drop of a &ode detector. To alleviate this problem, a relaxation oscillator including a differential loop has been proposed recently [ 131. This modified oscillator allows a signal processing speed up to IO5 sps (sample per second), but requires component matching.
A CMOS interface for high-speed ratiometric operation is lghly requested by micromachined differential capacitance transducers for acceleration and rotary angle measurements. To respond the request, an interface is developed based on a switched-capacitor (SC) samplehold (S/H) circuit. This paper describes its configuration, accuracy estimates, and performances simulated and obtained in a breadboarded prototype. Substituting (7) into (6), we have
Interface
Eq. (8) indicates that the error voltage due to the finite gain which is stored into C, and C, in the 4 phase compensates the corresponding output error in the $ phase, thereby making the ratiometric operation insensitive to the finite gain. The offset voltage of the opamp in the phase is also compensated by that stored into Ca and c b in the 4 phase.
The error factor that limits the operational accuracy is therefore charge injection from switches MI, M,, and M3.
The error voltage 6v, (7) due to charge injection is given where
and C,, COL, and VT are thc channel capacitance, thc overlap capacitance, and the threshold voltage of a MOS snitch, respectively, and JTG is the gate voltage Substituting (11) into (9) and noting that q c H 1s independent of C, and c b and that qcL is sliarcd betneeri COL and C, (or C,,), n e have, to first order, 
Performance
Performances of the SC interface described in the previous section have been evaluated by simulations and experiments. HSPICE with 1.2 pm CMOS parameters is used for simulation. A breadboarded interface using a LTl055 op-amp and ADG611 switches with the dumniy compensation is used for experiments. The clock frequency is 100 kHz. Fig. 3 (a) . The offsct crror is appreciable, but the Comparing performances with those shown in Fig. 4 , one finds that both perforrnances are just the same. This also confirms the theoretical analysis that the ratiometric operation is insensitive to nonideal performances of an op-amp.
The on-resistance of the switch is 540 R. Assuming C,=C,=j pF, the 0.1% settling time is 19 ns. This implies that the clock signal as high as 26 MHz is allowed to Fig. 6 , however, the clock frequency will be limited to 5 MHz in practice, which is still the highest processing speed of ever proposed interfaces of differential capacitance transducers.
IV. Conclusions
An interface circuit of differential capacitance transducers has been described which performs the ratiometric operation with the simple configuration. Performance analyses have shown that the ratiometric operation is insensitive to nonidealities of an op-amp and 0.1% resolution is achievable by using the dummycompensated switches with small gate areas. Experimen- tal results and simulations haxe also been g l e n to confirin the performance estimates Based on these preliminaq results, an ASIC intended for applicahons to flon meters, accelerometers, and laser scanners are under design The chip performances ~1 1 1 be described elsen here
